

(12) United States Patent Kuhn et al.

(54) SILICON AND SILICON GERMANIUM NANOWIRE STRUCTURES

(71) Applicants: Kelin J. Kuhn, Aloha, OR (US); Seiyon Kim, Portland, OR (US); Rafael Rios, Portland, OR (US); Stephen M. Cea, Hillsboro, OR (US); Martin D. Giles, Portland, OR (US); Annalisa Cappellani, Portland, OR (US); Titash Rakshit, Hillsboro, OR (US); Peter Chang, Portland, OR (US); Willy

(72) Inventors: Kelin J. Kuhn, Aloha, OR (US); Seivon Kim, Portland, OR (US); Rafael Rios, Portland, OR (US); Stephen M. Cea, Hillsboro, OR (US); Martin D. Giles,

Portland, OR (US); Annalisa Cappellani, Portland, OR (US); Titash Rakshit, Hillsboro, OR (US); Peter Chang, Portland, OR (US); Willy Rachmady, Beaverton, OR (US)

Rachmady, Beaverton, OR (US)

Assignee: Intel Corporation, Santa Clara, CA (US)

Subject to any disclaimer, the term of this (*) Notice:

patent is extended or adjusted under 35

U.S.C. 154(b) by 0 days.

(21) Appl. No.: 14/274,592

(22)Filed: May 9, 2014

(65)**Prior Publication Data**

> US 2014/0326952 A1 Nov. 6, 2014

Related U.S. Application Data

- (62) Division of application No. 12/958,179, filed on Dec. 1, 2010, now Pat. No. 8,753,942.
- (51) Int. Cl. H01L 29/165 (2006.01)H01L 29/06 (2006.01)

(Continued)

(10) **Patent No.:**

US 9,129,829 B2

(45) Date of Patent:

Sep. 8, 2015

(52) U.S. Cl.

CPC H01L 29/0673 (2013.01); B82Y 10/00 (2013.01); H01L 21/76224 (2013.01); H01L 29/0676 (2013.01); H01L 29/16 (2013.01); H01L 29/165 (2013.01); H01L 29/41733 (2013.01); H01L 29/42392 (2013.01); (Continued)

Field of Classification Search

CPC H01L 29/06; H01L 29/66; H01L 29/165; H01L 29/78 USPC 257/9, 24, 401, E21.218, E21.409, 257/E21.561, E29.168; 438/283, 198 See application file for complete search history.

References Cited (56)

U.S. PATENT DOCUMENTS

6,770,516 B2 8/2004 Wu et al. 6,855,588 B1 2/2005 Liao et al. (Continued)

FOREIGN PATENT DOCUMENTS

1855390 A 11/2006 CN JP 2004-172178 6/2004

(Continued) OTHER PUBLICATIONS

Notice of Preliminary Rejection from the Korean Patent Office dated Oct. 28, 2014, Korean Patent Application No. 10-2013-7014162 and English translation thereof.


(Continued)

Primary Examiner — Sheng Zhu (74) Attorney, Agent, or Firm — Blakely, Sokoloff, Taylor & Zafman LLP

(57)**ABSTRACT**

Methods of forming microelectronic structures are described. Embodiments of those methods include forming a nanowire device comprising a substrate comprising source/drain structures adjacent to spacers, and nanowire channel structures disposed between the spacers, wherein the nanowire channel structures are vertically stacked above each other.

13 Claims, 28 Drawing Sheets



US 9,129,829 B2

Page 2

| (51) Int. Cl. B82Y 10/00 (2011.01) H01L 21/762 (2006.01) H01L 29/16 (2006.01) H01L 29/417 (2006.01) H01L 29/423 (2006.01) H01L 29/66 (2006.01) H01L 29/775 (2006.01) H01L 29/78 (2006.01) H01L 29/786 (2006.01) (52) U.S. Cl. | 2008/0135949 A1 6/2008 Lo et al. 2008/0237575 A1 10/2008 Jin et al. 2008/0277691 A1 11/2008 Ernst et al. 2009/0065853 A1 3/2009 Hanafi 2010/0297020 A1 8/2010 Bedell et al. 2010/0297816 A1 11/2010 Bedell et al. 2011/0012090 A1 1/2011 Singh et al. 2011/0031473 A1 2/2011 Chang et al. 2011/0073842 A1 3/2011 Liu et al. 2012/0129354 A1 5/2012 Luong |
|---|--|
| CPC H01L29/66439 (2013.01); H01L 29/66742 (2013.01); H01L 29/66795 (2013.01); H01L 29/775 (2013.01); H01L 29/785 (2013.01); H01L 29/78618 (2013.01); H01L 29/78684 (2013.01); H01L 29/78684 (2013.01); H01L 29/78696 (2013.01) | JP 2004/336052 11/2004 JP 2005-340810 12/2005 JP 2009-522760 6/2009 JP 2010-501122 1/2010 WO WO 2008/036681 A1 3/2008 WO WO 2009/151001 A1 12/2009 OTHER PUBLICATIONS |
| (56) References Cited U.S. PATENT DOCUMENTS 7,026,199 B2 4/2006 Lee 7,074,662 B2 7/2006 Lee et al. 7,402,483 B2 7/2008 Yun et al. 7,892,945 B2 2/2011 Bedell et al. 8,084,308 B2 12/2011 Chang et al. 8,753,942 B2* 6/2014 Kuhn et al | International Search Report and Written Opinion mailed Jul. 27, 2012 for PCT/US2011/062059 filed Nov. 23, 2011. Extended European Search Report for Application No. 11844167.4-1552/2647038, PCT/US2011/062059 and Supplementary European Search Report (Art. 153(7) EPC) dated Dec. 5, 2014, 6 pages. Decision to Refuse from the Japanese Patent Office dated Mar. 24, 2015, Japanese Patent Application No. 2013-541049 and English translation thereof. Notice of First Office Action from the Chinese Patent Office dated |
| 3,73,742 B2 2004/0217434 A1 11/2004 Lee et al. 2004/0262690 A1 12/2004 Coronel et al. 2005/0095793 A1 5/2005 Lee 2005/0266645 A1 12/2005 Park 2006/0224874 A1 2/2006 Yun et al. 2006/0216897 A1 9/2006 Lee et al. 2007/0004124 A1 1/2007 Suk et al. 2007/0017439 A1 1/2007 Xianyu 2007/0196973 A1 8/2007 Park 2008/0121932 A1 5/2008 Ranade | Apr. 8, 2015, Chinese Patent Application No. 2011800580340. Notice of Preliminary Rejection from the Korean Intellectual Property Office dated May 1, 2015, Korean Patent Application No. 10-2014-7016438and English translation thereof. Notice of First Action from the Chinese Patent Office dated Apr. 8, 2015, Chinese Patent Application No. 2011800580340 and English Translation thereof. * cited by examiner |

^{*} cited by examiner




FIG. 1A




FIG. 1B




FIG. 1C




FIG. 1E




FIG. 1F







FIG. 1G










FIG. 1K




FIG. 1L




FIG. 1M




FIG. 1N




FIG. 2A




FIG. 2B




FIG. 2C




FIG. 2E




FIG. 2F





FIG. 2G






FIG. 21




FIG. 3A





FIG. 3B






FIG. 3F




FIG. 3G




FIG. 4A




FIG. 4B




FIG. 4C




FIG. 4D




FIG. 4E




FIG. 4F




FIG. 4G




FIG. 4H




FIG. 41




FIG. 4J




FIG. 4K




FIG. 4L




FIG. 4M




FIG. 5A






FIG. 5B








FIG. 6

SILICON AND SILICON GERMANIUM NANOWIRE STRUCTURES

This is a Divisional application of Ser. No. 12/958,179 filed Dec. 1, 2010, which is presently pending.

BACKGROUND

Maintaining mobility improvement and short channel control as microelectronic device dimensions scale past the 15 nm node provides a challenge in device fabrication. Nanowires used to fabricate devices provide improved short channel control. For example, silicon germanium ($\mathrm{Si}_x\mathrm{Ge}_{1-x}$) nanowire channel structures (where x<0.5) provide mobility enhancement at respectable Eg, which is suitable for use in many conventional products which utilize higher voltage operation. Furthermore, silicon germanium ($\mathrm{Si}_x\mathrm{Ge}_{1-x}$) nanowire channels (where x>0.5) provide mobility enhanced at lower Egs (suitable for low voltage products in the mobile/handheld domain, for example.

BRIEF DESCRIPTION OF THE DRAWINGS

While the specification concludes with claims particularly pointing out and distinctly claiming certain embodiments, the 25 advantages of the various embodiments can be more readily ascertained from the following description of the embodiments when read in conjunction with the accompanying drawings in which:

FIGS. 1a-1n represent methods of forming structures 30 according to embodiments.

FIGS. 2a-2i represent methods of forming structures according to embodiments.

FIGS. 3a-3g represent methods of forming structures according to embodiments.

FIGS. **4***a***-4***m* represent methods of forming structures according to embodiments.

FIGS. 5*a*-5*d* represent methods of forming structures according to embodiments.

FIG. 6 represents a system according to embodiments.

DETAILED DESCRIPTION

In the following detailed description, reference is made to the accompanying drawings that show, by way of illustration, 45 the specific embodiments which may be practiced. These embodiments are described in sufficient detail to enable those skilled in the art to practice the embodiments. It is to be understood that the various embodiments, although different, are not necessarily mutually exclusive. For example, a par- 50 ticular feature, structure, or characteristic described herein, in connection with one embodiment, may be implemented within other embodiments without departing from their spirit and scope. In addition, it is to be understood that the location or arrangement of individual elements within each disclosed 55 embodiment may be modified without departing from their spirit and scope. The following detailed description is, therefore, not to be taken in a limiting sense, and the scope of the embodiments is defined only by the appended claims, appropriately interpreted, along with the full range of equivalents to 60 which the claims are entitled. In the drawings, like numerals refer to the same or similar functionality throughout the several views.

Methods and associated structures of forming and utilizing microelectronic structures, such as nanowire device structures, are described. Those methods and structures may include forming a nanowire device comprising a substrate

2

comprising source/drain structures comprising nanowires between the source/drain structures, wherein the nanowire channel structures are vertically stacked above each other. Various embodiments included herein enable mobility improvement and short channel control as device dimensions scale past the 15 nm node. Embodiments further enable enhanced isolation of channels from the substrate, mitigation of the capacitance associated with spacer-gap separation, and vertical architecture scaling with nanowires.

FIGS. 1a-1n illustrate embodiments of forming microelectronic structures, such as forming nanowire device structures, for example. FIG. 1a illustrates a substrate 100. In one embodiment, the substrate 100 may comprise a bulk silicon substrate 100. In other embodiments, the substrate 100 may comprise a silicon on insulator substrate (SOI) 100, but may also include any type of suitable substrate material. In an embodiment, a first silicon germanium 102 material may be grown by epitaxial growth on the substrate 100. In an embodiment, a first silicon material 104 may be epitaxially grown on the epitaxial first silicon germanium 102. A second layer of silicon germanium 102' may be formed on the first silicon layer 102, and a second layer of silicon 104' may be formed on the second silicon germanium 102'. In another embodiment, the numbers of alternating epitaxial silicon germanium layers 102/epitaxial silicon layers 104 formed on the substrate 100 may be varied, depending upon the particular application. In another embodiment, the layer order can be reversed with alternating layers of epitaxial silicon 104 and epitaxial silicon germanium 102 formed on the substrate 100.

In an embodiment, the epitaxial stack 120 of silicon germanium/silicon/silicon/germanium/silicon may be patterned using conventional patterning/etching techniques (FIG. 1b). For example, the stack structure 120 may be etched at a trench etch process, such as during a shallow trench isolation (STI) process, wherein trenches 101 may be formed in the substrate 100 to form fin structures 107. Each of the fin structures formed 107 may be separated from each other by an oxide 103, that may be formed in the trenches 101.

In an embodiment, the fin structures 107 may comprise a dual channel portion of a gate all around (GAA) nanowire device. The number of channels in the device will depend on the numbers of layers in the fin structures 107. The fin structures 107 may comprise nanowire structures. Spacers 106 may be formed on and across the fin structures 107 and may be disposed orthogonally with respect to the fin structures 107 (FIG. 1c). In an embodiment, the spacers 106 may comprise any material that may be selective during process to the fin structure 107 materials.

In an embodiment, a gate electrode material 108 may be formed within/between spacers 106, and may be formed around portions of the fin structures 107 located between the spacers 106. In an embodiment the gate electrode material may be formed around portions of the fin structures 107, and the spacers 106 formed on either side of the gate. The gate 108 may comprise polysilicon, in some cases, and may comprise a sacrificial gate structure 108. In an embodiment, a portion of the fin structure 107 may be removed from the substrate 100 to expose source/drain regions 109 (FIG. 1d). In an embodiment, the portion of the fin structure 107 may be etched by a dry etch process to expose the source/drain regions 109. In an embodiment, the source/drain regions 109 may be etched to terminate on either the substrate 100 or the bottom wire (102 or 104). Optional undercut wet or dry etch processes can be utilized to remove additional materials in gate 108 region/tip overlap area depending upon the particular device needs.

In an embodiment, silicon or silicon germanium source drain structures 110 may be grown utilizing epitaxial growth

techniques in the source/drain regions 109 (FIG. 1e), and may be coupled to the portions of the fin structures 107 disposed between the spacers 106. In an embodiment, the epitaxial source/drain structures 110 may be n-doped silicon for an NMOS device, or may be p-doped silicon/silicon germanium for a PMOS device, depending on the device type for the particular application. Doping may be introduced in the epitaxial process, by implant, by plasma doping, by solid source doping or by other methods as are known in the art.

The tip and source/drain junction can be engineered by combining epitaxial layers doped with different dopant species and concentration. For example, when silicon germanium source/drains are utilized to add strain in a silicon channel for a PMOS devices, a silicon etch stop layer/tip 112 may be grown first before the source/drain silicon germanium epitaxial structures 110 are grown, to avoid etching in the source/drain regions 110 during a subsequent silicon germanium etch (FIG. 1f). In other words, the PMOS tip material needs to be resistant to a subsequent silicon germanium etch process.

An interlayer dielectric (ILD) may be formed on the substrate 100 (not shown) over the source/drain structures 110 and the gate 108. and spacers 106. A top portion of the sacrificial poly gate 108 may be opened by chemical mechanical polish (CMP), in an embodiment. The sacrificial 25 gate electrode material 108 may then be removed from between the spacer materials 106 (FIG. 1g). FIG. 1h depicts an interior view between the spacers 106, wherein the fin structure 107 is disposed in between the two spacers (only one shown). In an embodiment, the silicon layers 104, 104' may 30 be selectively removed from the fin structure 107 to open up a gap 111 between the silicon germanium channels 102, 102' (FIG. 1i). In an embodiment, the silicon layers 104, 104' may be etched selectively with a wet etch that selectively removes the silicon 104, 104' while not etching the silicon germanium 35 nanowire structures 102, 102'. Such etch chemistries as aqueous hydroxide chemistries, including ammonium hydroxide and potassium hydroxide, for example, may be utilized to selectively etch the silicon.

In another embodiment, the silicon germanium layers 102, 40 102' may be selectively removed from the fin structure 107 and from sidewalls to open a gap 113 between the silicon channel layers 104, 104' (FIG. 1j). In an embodiment, the silicon germanium 102, 102' may be etched selectively with a wet etch that selectively removes the silicon germanium 45 while not etching the silicon nanowire channels 104, 104'. Such etch chemistries as carboxvlic acid/nitric acid/HF chemistry, and citric acid/nitric acid/HF, for example, may be utilized to selectively etch the silicon germanium. Thus, either the silicon layers may be removed from the fin structure 50 107 to form silicon germanium nanowires 102, 102', or the silicon germanium layer may be removed from the fin structure 107 to form silicon channel nanowire 104, 104' structures in the channel region between the spacers 106, In an embodiment, both silicon and silicon germanium channel material 55 may exist on the same wafer, in the same die, or on the same circuit, for example as NMOS Si and PMOS SiGe in an inverter structure. In an embodiment with NMOS Si and PMOS SiGe in the same circuit, the Si channel thickness (SiGe interlayer) and SiGe channel thickness (Si interlayer) 60 may be mutually chosen to enhance circuit performance and/ or circuit minimum operating voltage In an embodiment, the number of wires on different devices in the same circuit may be changed through an etch process to enhance circuit performance and/or circuit minimum operating voltage.

A gate dielectric material 115 may be formed to surround the channel region between the spacers 106. In an embodi4

ment, the gate dielectric material 115 may comprise a high k gate electrode material, wherein the dielectric constant may comprise a value greater than about 4. In an embodiment, the gate dielectric material 115 may be formed conformally all around the silicon nanowire structures 104, 104' between the spacers 106 (FIG. 1k). In another embodiment, the gate electrode material 115 may be formed all around silicon germanium nanowire structures 102, 102' in between the spacers 106 (not shown).

A gate electrode material 117 may then be formed around the gate dielectric material 115 (FIG. 11). The gate electrode materials 117 may comprise metal gate electrode materials such as pure metal and alloys of Ti, W, Ta, Al, including nitrides such as TaN, TiN, and also including alloys with rare earths, such as Er, Dy or noble metals such as Pt. The gap 113 between the silicon nanowire structures 104, 104' may be filled with the gate electrode material 117. In another embodiment, the gap 111 between the silicon germanium nanowire structures 102, 102' may be filled with the gate electrode material 117 (not shown). In an embodiment, standard CMOS processing may be further performed on the substrate 100 to fabricate a CMOS device according to embodiments herein.

In an embodiment, an NMOS and/or a PMOS device may be formed. FIG. 1m depicts an NMOS device that may be formed (depicting a single silicon channel), wherein a trench contact 119 couples to the source drain structure 110, which may be silicon doped n+ in some cases, depending upon the particular application. A silicon epitaxial tip 112, which may be n- doped in some cases, and may be disposed between the source drain structure 110 and the substrate 100. The gate electrode material 117 may surround the silicon nanowire channel 104.

Figure in depicts a PMOS device (depicting a single silicon channel 104) wherein a trench contact 119 couples to the source drain structure 110, which may be silicon germanium doped p+ in some cases, depending upon the particular application. A silicon epitaxial tip/etch stop 120, which may be p-doped in some cases, may be disposed between the source drain structure 110 and the substrate 100. The gate electrode material 117 may surround the silicon channel 104, which may comprise a strained silicon channel 104 in some cases.

In some cases, a device utilizing silicon germanium channel structures (such as those depicted in FIG. 1*i* for example) may have an advantage by comprising a high carrier mobility due to the silicon germanium properties. In an embodiment, a gate all around silicon germanium channel device process may be similar to the gate all around silicon channel device processing, except that the epitaxial layer stack 120 may be reversed, that is the silicon material 104 will be formed on the substrate initially, and the silicon germanium formed on the silicon. Since the silicon underlayer will be removed selective to the silicon germanium, the source/drain may comprise silicon germanium, and the etch stop under the sacrificial gate electrode material may comprise silicon germanium as well to avoid substrate etching.

Embodiments herein enable the fabrication of self-aligned gate-all-around (GAA) silicon and silicon germanium channel transistor structures and devices. Nanowire channel devices exhibit lower sub-threshold leakage due to short channel effect (SCE) reduction. Implementation of GAA SiGe high mobility channel device, for example suppress SCE effects. (GAA) devices can maximize the electrostatic gate control to the channel.

In an embodiment, devices fabricated according to the various embodiments herein may be provided with enhanced substrate isolation. Referring to FIG. 2a, a bottom nanowire channel 202 that is disposed on a substrate 200 may comprise

a shorted trigate with poor subfin leakage, in some instances. One solution may comprise forming the device on a silicon on insulator (SOI) substrate **201** (FIGS. **2***b***-2***c*), wherein source/drain structures **210** and nanowire structures **204** are disposed on an insulator material **203**, such as an oxide material **203**, 5 rather than being disposed on a bulk silicon substrate **200** (as depicted in FIG. **2***a*). By using a SOI substrate **201**, the bottom nanowire **204** geometry can be defined by etching the bottom oxide after a silicon germanium etching of the nanowire fin structure (similar to the nanowire fin structure **107** of FIG. **1***b*, for example) and before forming the gate electrode material (similar to the gate electrode material **117** of FIG. **1***l*, for example).

For example, FIG. 2d depicts etching the dielectric to form one nanowire and one trigate structure, while FIG. 2e depicts 15 etching the dielectric to form a device comprising two nanowires. In another embodiment, enhanced substrate isolation may be achieved by forming fin spacers 211 on the fin 207 sidewalls after the trench etch (FIG. 2f). Then a second trench etch 214 may be performed to expose a bottom fin area 216, 20 and the silicon portion of the bottom fin area 216 may be oxidized (FIG. 2g). Thus, a bottom nanowire of the device may be disposed on an oxide to improve substrate isolation. In another embodiment, fin spacers 211 may be formed on the fin 207 sidewalls after the trench etch and fill (FIG. 2h). The 25 bottom silicon portion 216 of the fin 207 may be oxidized after the STI recess formation/oxide fill to enhance substrate isolation (FIG. 2i). Thus, a bottom nanowire of the device may be disposed on an oxide to improve substrate isolation.

In an embodiment, there may be a gap 311 in a spacer 306 30 left by the removal of silicon regions of a nanowire stack 307 (FIG. 3a). After addition of a gate, such as a metal gate structure (similar to the gate structure 117 of FIG. 1/ for example), the gap 311 may create a very high-capacitance parasitic region between the subsequently formed gate and 35 the source drain structure 310. In an embodiment, the potential parasitic region may be avoided by utilizing an epitaxial oxide 302 for the starting stack, rather than silicon (which may or may not require an orientation change on the silicon substrate 300) (FIG. 3b). In an embodiment, alternating layers of an epitaxial semiconductor material 304 may be formed on an epitaxial oxide material 302 that may be formed on the substrate 300.

For example, a Gd2O3 can be grown epitaxially on (111) silicon, and silicon germanium can then be grown on top of 45 the Gd2O3 to build up a multilayer stack on the substrate that can be etched into fin structures 307, that may be subsequently formed into silicon germanium wires. In another embodiment, cerium oxide may be grown on (111) silicon (or alternatively on (100) silicon) to form the multilayer stack. 50 With an oxide/semiconductor/oxide stack there is the option to not etch, partially etch, or fully etch the oxide material 302, 302' of the fin structure 307 (FIGS. 3*c*-3*e*, respectively). The no etch option (FIG. 3*c*) resolves the capacitance issue, but at the cost of poorer confinement; the partial etch option (FIG. 55 3*d*) improves the confinement but at the cost of some level of parasitic capacitance.

In another embodiment, the gap 311 in the spacers that is adjacent to the fin structures (depicted in FIG. 3a) may be filled with a second spacer 312 comprising spacer-like material 312 or a low-k material 312 from the source/drain 310 side of the spacer 306 prior to epitaxial growth of the source.drain (FIG. 3f). For example, materials such as but not limited to SiON, SiN, SiC, SiOBN, and low k oxides may comprise the second spacer 312 material. In one embodiment all 65 of the silicon in the etch of the stack 307 may be removed, so that the replacement gate etch (removal of the sacrificial gate

6

electrode material) only hits oxide. In another embodiment, only a portion of the silicon may be removed, so that the replacement gate etch actually etches silicon. In another embodiment, the gap 311 may be filled from the gate side (prior to gate deposition) with a spacer-like material 312 or a low-k material 312 (FIG. 3g). Embodiments include performing a full etch or partial etches of the stack 307 (shown as full etch).

In another embodiment, the gap 311 may be filled by exploiting the anisotropy of silicon etches to minimize the etch out of the silicon during the removal step from the stack 307. For example, a (110) wafer may be used with a channel along <111>. This structure will have slow-etching (111) planes facing the source/drain structures 310, thus limiting undercut. The wet etch selected here must also etch SiGe more slowly than Si, leaving a partially etched SiGe nanowire after removing all of the silicon between the SiGe nanowires. Thus, an anisotropic etch may be used to minimize lateral etching inside the spacer 306, wherein the etch chemistry is highly selective to silicon and not selective to silicon germanium.

In an embodiment, vertical architecture scaling may be achieved utilizing nanowires. In an embodiment, silicon germanium or silicon may be epitaxially grown from a substrate into a trench, and then oxidation or etching processes, for example, may be used to separate fin structures into nanowires, wherein the nanowires may be stacked vertically upon each other. In an embodiment, oxidation for the entire wire, wherein the source/drain region starts out as layers of SiGe (or Si) and oxide) may be performed. Alternating oxide 404 and nitride layers 402 (more layers may be used to form more wires) may be formed on a silicon substrate 401 (FIG. 4a). The oxide and nitride layers may be patterned and etched to form a trench 405 and a back portion 406, wherein the trench 405 exposes the silicon material of the substrate 401 (FIG. 4b). Silicon germanium (or silicon) 407 may be grown epitaxially in the trench 405 and back portion, and may be polished (FIG. 4c). A hard mask 408 may be formed on the silicon germanium (or silicon) 407, and maybe patterned and etched to expose sides of fins 410 (FIG. 4d). In an embodiment, a fin structure may be formed by removing a portion of the alternating layers of nitride and oxide not covered by the hard mask.

The fins 410 may be oxidized to define nanowires (FIG. 4e). The oxidized portions of the fins 410 may be removed to form the nanowires 412 which may serve as channel structures for a device, and may be formed across substantially the entire structure. In an embodiment, a first nanowire 412 may be disposed vertically above a second nanowire 412'. In another embodiment, the wires may only be defined in a channel region (FIG. 4g-4j). A second mask material 413, for example SiC, may be formed around a fin structure 410. The second mask material 413 may be selective to oxide and nitride. The fin structure 410 may comprise alternating oxide/ nitride films, similar to those in FIG. 4d, for example. A trench 414 may be opened up to define a gate region adjacent to the fin structure 410, where a gate electrode material may be subsequently formed and wherein a portion of the fin structure **410** may be exposed (FIG. **4***h*). Oxidation may be performed to define the nanowires (FIG. 4i), and the wires may be further defined by removing the oxidized portions of the fin structure (FIG. 4j). Thus the wires are formed in the gate region/trench 414, but not in the source/drain region.

To ease the lithography concerns of patterning the nanowires, a spacer process can be used. Here, side portions of the Si or SiGe fin 410 may be exposed (while a top portion may be covered by a hard mask 421, such as SiC, for example) by

etching the nitride surrounding it and a spacer 420 is formed by a combination of isotropic deposition and anisotropic etching (FIG. 4k). This spacer 420 is then used to mask the etch that exposes the sidewalls of the fins 410. The spacer 420 could then be removed.

In another embodiment, an anisotropic wet etching separates the fins into wires as shown in FIG. 41. First the oxide may be etched away using a wet etch. Subsequently a wet Si or SiGe anistropic etch may be used to etch the exposed SiGe or Si of the fin 410. Because of the dependence of the etch rate on the crystal direction, the nanowires may be formed. After both etches are performed, the nanowires may be formed in a hexagonal shape, in an embodiment. Si or SiGe fins may be formed after removal of the oxide (FIG. 4m).

Vertical scaling of nanowires may be achieved. Since phonon scattering may limit the nanowire size to about 7 nm, this may limit the long term scaling of such devices. One solution is to construct the devices vertically, with either the N or P channel located in a bottom wire and the other channel 20 located in a top wire. In an embodiment, an N+ substrate may be used for Vss. In another embodiment, top and bottom contacts may be misaligned. In another embodiment, wires with left and right wings may be formed. FIG. 5a depicts an inverter done with the N+ substrate 500 for Vss and gate 501. 25 Note that this needs a tall contact 512 (TCN) to connect N and P nanowire channels **514**, a short top TCN **510** to couple with one of the N and P nanowire channels 514, and a substrate plug 508/bottom TCN coupled to one of the N and P nanowire channels 514 and to the substrate 500. FIG. 5b depicts a misaligned top 510 and bottom 508 TCN. FIG. 5c depicts N and P nanowires in comprising left and right wing nanowire structures 514. FIG. 5d shows an inverter wired with the left and right wing nanowire structures 514.

Nanowires with GAA offer improvement over GAA nonnanowire structures, as well as fins, and trigate structures. The use of lateral nanowires with replacement metal-gate (RMG), gate-all-around processing is a logical extension of the roadmap from planar with RMG, to fins with RMG. Gate-allaround (GAA) nanowire structures offer the potential for improved short channel control over GAA non-nanowire structures and fins. Improved Isolation of the bottom wire in a silicon or silicon germanium nanowire structure from the substrate may be achieved according to embodiments herein. 45

Density scaling when the smallest nanowire size is limited to >~7 nm due to phonon scattering may be enabled. Lateral nanowire structures for both silicon and silicon germanium may be incorporated with replacement metal-gate architecture and manufacturing-compatible fabrication techniques 50 for the wires modified from those developed for trigate structures. Vertical architecture scaling with nanowires is enabled. Building circuits in the transistor layer itself using nanowires is enabled herein.

FIG. 6 shows a computer system according to an embodiment. System 600 includes a processor 610, a memory device 620, a memory controller 630, a graphics controller 640, an input and output (I/O) controller 650, a display 652, a keyboard 654, a pointing device 656, and a peripheral device 658, all of which may be communicatively coupled to each other 60 through a bus 660, in some embodiments. Processor 610 may be a general purpose processor or an application specific integrated circuit (ASIC). I/O controller 650 may include a communication module for wired or wireless communication. Memory device 620 may be a dynamic random access 65 memory (DRAM) device, a static random access memory (SRAM) device, a flash memory device, or a combination of

8

these memory devices. Thus, in some embodiments, memory device **620** in system **600** does not have to include a DRAM device

One or more of the components shown in system 600 may include one or more nanowire devices of the various embodiments included herein. For example, processor 610, or memory device 620, or at least a portion of I/O controller 650, or a combination of these components may include in an integrated circuit package that includes at least one embodiment of the structures herein.

These elements perform their conventional functions well known in the art. In particular, memory device 620 may be used in some cases to provide long-term storage for the executable instructions for a method for forming structures in accordance with some embodiments, and in other embodiments may be used to store on a shorter term basis the executable instructions of a method for forming structures in accordance with embodiments during execution by processor 710. In addition, the instructions may be stored, or otherwise associated with, machine accessible mediums communicatively coupled with the system, such as compact disk read only memories (CD-ROMs), digital versatile disks (DVDs), and floppy disks, carrier waves, and/or other propagated signals, for example. In one embodiment, memory device 620 may supply the processor 610 with the executable instructions for execution.

System 600 may include computers (e.g., desktops, laptops, hand-helds, servers, Web appliances, routers, etc.), wireless communication devices (e.g., cellular phones, cordless phones, pagers, personal digital assistants, etc.), computer-related peripherals (e.g., printers, scanners, monitors, etc.), entertainment devices (e.g., televisions, radios, stereos, tape and compact disc players, video cassette recorders, camcorders, digital cameras, MP3 (Motion Picture Experts Group, Audio Layer 3) players, video games, watches, etc.), and the like.

Although the foregoing description has specified certain steps and materials that may be used in the embodiments, those skilled in the art will appreciate that many modifications and substitutions may be made. Accordingly, it is intended that all such modifications, alterations, substitutions and additions be considered to fall within the spirit and scope of the embodiments as defined by the appended claims. In addition, it is appreciated that various microelectronic structures, such as transistor devices, are well known in the art. Therefore, the Figures provided herein illustrate only portions of an exemplary microelectronic structure that pertains to the practice of the embodiments. Thus the embodiments are not limited to the structures described herein.

What is claimed is:

1. A method of forming a nanowire device comprising: forming alternating layers of an epitaxial silicon material on epitaxial silicon germanium material on a substrate; forming fin structures by etching the alternating layers and forming trenches adjacent to the fin structures;

forming spacers across and on the fin structures;

removing a portion of the fin structures from source/drain regions on the substrate;

filling a gap in the spacers that is adjacent to the fin structures with a second spacer;

forming source/drain structures on the source/drain regions, wherein the source/drain regions are adjacent the spacers;

removing one of the silicon and the epitaxial silicon germanium layers from the fin structures disposed between the spacers.

- 2. The method of claim 1 wherein the second spacer material comprises at least one of a spacer like material and a low-k material.
- 3. The method of claim 1 further comprising wherein the gap in the spacers is filled on a source/drain side of the spacer. 5
- 4. The method of claim 1 further comprising wherein the gap in the spacers is filled on a gate side of the spacer.
 - **5.** A method of forming a nanowire device comprising: forming alternating layers of an epitaxial silicon material on epitaxial silicon germanium material on a (100) substrate comprising a <111> channel;

forming fin structures by etching the alternating layers and forming trenches adjacent to the fin structures;

forming spacers across and on the fin structures;

removing a portion of the fin structures from source/drain ¹⁵ regions on the substrate, and then forming source/drain structures on the source/drain regions, wherein the source/drain regions are adjacent the spacers;

removing the epitaxial silicon layers from the fin structures disposed between the spacers by using a wet etch that is selective to silicon and not to silicon germanium.

- **6**. The method of claim **5** wherein silicon germanium nanowires are partially etched after removing all of the silicon between the SiGe nanowires of the fin structure.
- 7. The method of claim 6 wherein the wet etch comprises ²⁵ an anisotropic etch to minimize lateral etching within the spacers.
 - **8**. A method of forming a nanowire device comprising: patterning alternating layers of nitride and oxide disposed on a silicon substrate to expose a back region and a ³⁰ trench region;
 - forming one of a silicon material and a silicon germanium material in the trench and back regions;
 - forming a hard mask on one of the silicon germanium and silicon;
 - forming a fin structure by removing a portion of the alternating layers of nitride and oxide not covered by the hard mask; and
 - forming nanowire structures by oxidizing the fin structure and then removing the oxidized portions.
- **9**. The method of claim **8** further comprising wherein the nanowire structures are disposed across substantially all of the device.
 - 10. A method of forming a nanowire device comprising: patterning alternating layers of nitride and oxide disposed on a silicon substrate to expose a back region and a trench region;
 - forming one of a silicon material and a silicon germanium material in the trench and back regions;

10

forming a hard mask on one of the silicon germanium and silicon:

forming a forming a fin structure by removing a portion of the alternating layers of nitride and oxide not covered by the hard mask;

forming a second hard mask around the fin structure;

forming a gate region adjacent the fin structure, wherein a portion of the fin structure may be exposed;

- forming nanowire structures by oxidizing the fin structure and then removing the oxidized portions.
- 11. The method of claim 10 further comprising wherein the nanowire structures are disposed only in the gate area.
- 12. The method of claim 10 further comprising wherein the oxidized portions of the fin structure is removed by:

etching the oxide with a wet etch; and

- etching one of the silicon and silicon germanium with an anisotropic etch.
- 13. A method of forming a semiconductor device, the method comprising:

forming an epitaxial silicon germanium (SiGe) layer on a bulk crystalline silicon substrate;

forming an epitaxial silicon layer on the epitaxial SiGe layer;

forming a fin structure from the epitaxial SiGe layer and the epitaxial silicon layer;

forming a sacrificial gate electrode over the fin structure, defining a pair of source/drain regions of the fin structure.

forming dielectric spacers adjacent to sidewalls of the sacrificial gate electrode and over the fin structure;

removing portions of both the epitaxial silicon layer and the epitaxial SiGe layer from the pair of source/drain regions;

forming epitaxial silicon source/drain regions for the fin structure, the epitaxial silicon source/drain regions adjacent to the dielectric spacers;

removing the sacrificial gate electrode from between the dielectric spacers to expose a portion of the fin structure between the dielectric spacers;

removing the epitaxial SiGe layer from the portion of the fin structure between the dielectric spacers to form an epitaxial silicon nanowire in the portion of the fin structure between the dielectric spacers;

forming a high-k gate dielectric layer on the epitaxial silicon nanowire; and

forming a metal gate electrode on the high-k gate dielectric layer, the metal gate electrode around the epitaxial silicon nanowire.

* * * * *